



FQPF17P10

100V P-Channel MOSFET

General Description


These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as audio amplifier, high efficiency switching DC/DC converters, and DC motor control.

Features

- -10.5A, -100V, $R_{DS(on)} = 0.19\Omega @V_{GS} = -10 V$
- Low gate charge (typical 30 nC)
- Low Crss (typical 100 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability
- 175°C maximum junction temperature rating





Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQPF17P10	Units
V _{DSS}	Drain-Source Voltage		-100	V
I _D	Drain Current - Continuous (T _C = 25	°C)	-10.5	А
	- Continuous (T _C = 10	O°C)	-7.4	А
I _{DM}	Drain Current - Pulsed	(Note 1)	-42	А
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	580	mJ
I _{AR}	Avalanche Current	(Note 1)	-10.5	А
E _{AR}	Repetitive Avalanche Energy	(Note 1)	4.1	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	-6.0	V/ns
P_{D}	Power Dissipation (T _C = 25°C)		41	W
	- Derate above 25°C		0.27	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +175	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		3.66	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

DSS // DSS ΔΤ _J S SF SR	Practeristics Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse Practeristics Gate Threshold Voltage	$V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$ $I_D = -250 \mu\text{A, Referenced to } 25^{\circ}\text{C}$ $V_{DS} = -100 \text{ V, } V_{GS} = 0 \text{ V}$ $V_{DS} = -80 \text{ V, } T_C = 150^{\circ}\text{C}$ $V_{GS} = -30 \text{ V, } V_{DS} = 0 \text{ V}$ $V_{GS} = 30 \text{ V, } V_{DS} = 0 \text{ V}$	-100 	 -0.1 	 -1 -10	V V/°C μΑ μΑ
PSS /DSS ΔT _J G G G C C C (th)	Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse	$I_D = -250 \ \mu\text{A}, \ \text{Referenced to } 25^{\circ}\text{C}$ $V_{DS} = -100 \ \text{V}, \ V_{GS} = 0 \ \text{V}$ $V_{DS} = -80 \ \text{V}, \ T_C = 150^{\circ}\text{C}$ $V_{GS} = -30 \ \text{V}, \ V_{DS} = 0 \ \text{V}$ $V_{GS} = 30 \ \text{V}, \ V_{DS} = 0 \ \text{V}$			 -1 -10	V/°C μA
DSS ΔT _J G G G Char (th)	Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse	$I_D = -250 \ \mu\text{A}, \ \text{Referenced to } 25^{\circ}\text{C}$ $V_{DS} = -100 \ \text{V}, \ V_{GS} = 0 \ \text{V}$ $V_{DS} = -80 \ \text{V}, \ T_C = 150^{\circ}\text{C}$ $V_{GS} = -30 \ \text{V}, \ V_{DS} = 0 \ \text{V}$ $V_{GS} = 30 \ \text{V}, \ V_{DS} = 0 \ \text{V}$			-1 -10	μΑ
GF GR Char	Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse racteristics	$V_{DS} = -80 \text{ V}, T_{C} = 150^{\circ}\text{C}$ $V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = 30 \text{ V}, V_{DS} = 0 \text{ V}$			-10	•
Char	Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse racteristics	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = 30 \text{ V}, V_{DS} = 0 \text{ V}$				μΑ
Char	Gate-Body Leakage Current, Reverse racteristics	V _{GS} = 30 V, V _{DS} = 0 V			100	
Char	racteristics	V _{GS} = 30 V, V _{DS} = 0 V			-100	nA
(th)					100	nA
(th)		1				
	9	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-2.0		-4.0	V
	Static Drain-Source On-Resistance	V _{GS} = -10 V, I _D = -5.25 A		0.14	0.19	Ω
	Forward Transconductance	V _{DS} = -40 V, I _D = -5.25 A (Note 4)		8.6		S
3	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = -25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		310 100	1100 400 130	pF pF
	•			100	130	рг
	ng Characteristics			17	45	
)	Turn-On Delay Time Turn-On Rise Time	$V_{DD} = -50 \text{ V}, I_{D} = -16.5 \text{ A},$		17	45 410	ns
	Turn-Off Delay Time	$R_G = 25 \Omega$		200 45	100	ns ns
·)	Turn-Off Fall Time	(Note 4, 5)		100	210	ns
		V 90 V I 46 F A				nC
	<u> </u>					nC
	<u>*</u>	(Note 4, 5)				nC
ain-Sc	Durce Diode Characteristics ar Maximum Continuous Drain-Source Diode F	ode Forward Current			-10.5	A
						A
					-4.0	V
	•	·				ns uC
ain-So		nd Maximum Ratings ode Forward Current		30 4.8 17 120 0.52		

- **Notes:** 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 7.9mH, I $_{AS}$ = -10.5A, V $_{DD}$ = -25V, R $_{G}$ = 25 Ω , Starting T $_{J}$ = 25°C 3. I $_{SD}$ \leq -16.5A, di/dt \leq 300A/ μ s, V $_{DD}$ \leq BV $_{DSS}$, Starting T $_{J}$ = 25°C 4. Pulse Test : Pulse width \leq 300 μ s, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

©2002 Fairchild Semiconductor Corporation Rev. B, August 2002

Typical Characteristics (Continued)







Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


©2002 Fairchild Semiconductor Corporation Rev. B, August 2002

Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching Test Circuit & Waveforms







Peak Diode Recovery dv/dt Test Circuit & Waveforms









TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST [®]	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
$CROSSVOLT^{TM}$	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic™
E ² CMOS™	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I ² C™	OCX^{TM}	RapidConfigure™	UHC™
Across the board.	Around the world.™	OCXPro™	RapidConnect™	UltraFET [®]
The Power Franchise™		OPTOLOGIC [®]	SILENT SWITCHER®	VCX^{TM}
Programmable Active Droop™		OPTOPLANAR™	SMART START™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.